STA

what is clock skew?
what is negative clock skew?
what is positive clock skew?
which skew is beneficial for setup time analysis?
which skew is beneficial for hold time analysis?

3 thoughts on “STA

  1. Hi Prasad,

    Clock skew is the difference in arrival time of clock at clk pins of two registerts.
    Skew is negative when data and clock are in opposite direction that means capture clock is earlier than launch clock.
    Skew is positive when data and clock are in same direction that means capture clock is later than launch clock.
    Positive skew is beneficial for Setup analysis as clock period window is increasing .
    Negative skew is beneficial for Hold analysis.

    Thanks &Regards
    Ananth

  2. Hello sir, I am student doing M.tech VLSI. My project is AMBA AHB ASIC implementation. While performing the GLS there is an error sdf unable to annotate the IO paths. Can u suggest some method to solve this problem.

    Thanks

Leave a Reply to ananth Cancel reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out /  Change )

Google photo

You are commenting using your Google account. Log Out /  Change )

Twitter picture

You are commenting using your Twitter account. Log Out /  Change )

Facebook photo

You are commenting using your Facebook account. Log Out /  Change )

Connecting to %s